



BOM P/N	Description
---------	-------------

Z09 SYSTEM BLOCK DIAGRAM



Ivy Bridge Processor (DMI, PEG, FDI)

PEG_ICOMP1 and RCOMP1 signals should be shorted and routed with
 - max length = 500 mils
 - typical impedance = 43 mohms
 PEG_ICOMP10 signals should be routed with
 - max length = 500 mils
 - typical impedance = 14.5 mohms




DP_COMP10 and ICOMP10 signals should be shorted near balls and routed with
 - typical impedance < 25 mohms

UG 1.8:
 The recommended AC cap value is changed to 220nF for compatibility with PCIe Gen3 on future platforms.
 For Gen2 only designs, it is acceptable to continue to use the 100nF capacitor.

DP & PEG Compensation


eDP Hot-plug (Disable)



Quanta Computer Inc.
PROJECT : Z09

Size	Document Number	Rev
	Ivy Bridge 1/5	3A
Date	Monday, April 05, 2012	Sheet 2 of 40

6. If motherboard only supports external graphics or if it supports Processor Graphics but without eDP:
 Connect **DRL_REF_SCLKL** on Processor to **GND** through **1K +/- 5% resistor**
 Connect **DPL_REF_SCLKL** on Processor to **VCCP** through **1K +/- 5% resistor**



20121218 change net to PCI_PLTRST#

PCI_PLTRST#

IN

GNDOUT

74VLC1G07FVW_NC

5K/F 4



CPU_PLTRST#_R

+3V

C190

0.1uF/0V_4X

IN	OUT
L	
H	High-Z







IN	OUT
L	L
H	High-Z


Quanta Computer Inc.
 PROJECT : 300

Size	Document Number	Rev
	Ivy Bridge 2/5	3
Date	Monday, April 09, 2012	Sheet 3 of 40


Sandy Bridge Processor (DDR3)




Sandy Bridge Processor (GRAPHIC POWER)



Sandy Bridge Processor (GND)




Sandy Bridge Processor (RESERVED, CFG)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training




Quanta Computer Inc.

PROJECT : Z09




Size: Document Number: Ivy Bridge 5/5 Rev 3A


Date: Monday, April 09, 2012 Sheet 6 of 40

U26C



CRB 1.0 change R5196 to 1K







HDA Bus(CLG)




PCH JTAG Debug (CLG)



PCH Dual SPI (CLG)



CPT/PPT (HDA, JTAG, SATA)



PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0 R460 20K 4 SPKR
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R418 20K 4 PCH_GNT3# <0>
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC R391 200K 4 PCH_INVRMEN
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK		R412 20K 4 BBS_B1T1 <0> R448 20K 4 BBS_B1T0
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		
HDA_SDO	Flash Descriptor Security	RSMRST	0 = effect (default)(weak pull-down 20K) 1 = overridden	+24 ME_WREN R377 20K 4 ACZ_SDOOUT_R
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss (weak pull-down 20K) 1 = Set to Vcc	R463 20K 4 DF_TVS <10> R464 20K 4 PL_SMB_NREF <0>
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K) 1 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	R439 20K 4 PLL_OVR_EN <10>
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Disable (Default) 1 = Enable	+3V_SS R390 10K 4 ACZ_SYNC_R
GPIO15	Intel ME Crypto Transport Layer Security (TLS) cipher suite internal PD	RSMRST	0 = Disable (Default) 1 = Enable	+3V_SS R413 10K 4 PCH_GPIO15 <10>
DSWVREN	DEEP S4/S5 well On Die DSW VR Enable	DSW	High = Enable (Default) Low = Disable	+3V_RTC R469 200K 4 R59 200K 4 DSWVREN <7>
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V0 R473 20K 4 NV_ALE <0>

Used as GPIO only, at chikist 1.2


Default weak pull-up on GNT0/1#
(Need external pull-down for LPC BIOS)

ME_WR default EC setting folating

for future CPU, Sandy Bridge MC
DF_TVS needs to be pulled up to VccOPTERN power rail
through 2.2 kOhm 15% - R393 change to 0 or not??Needs to be pulled High for Huron River platform.
chikist 1.2



CPT/PPT (POWER)



20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.



20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.

20110117 remove Bate resistor.



CPT/PPT (POWER)





20110118 ADD DSM Circuit

20110118 modify cuircuit.


IBEX PEAK-M (GND)









Lid Switch (Hall sensor)




eDP




LED Driver-IC



LCD CONNECTOR




LCD Power




HDMI

from PCH




HDMI-detect




I2C


MOS close to connector




EMI





HDMI connector






TRANSFORMER



For EMI







Quanta Computer Inc.
PROJECT : Z09


Size	Document Number	Rev 3A
LAN Transformer and RJ45		
Date: Monday, April 09, 2012	Sheet 18 of 40	

+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA




20111118 change nose footprint to dual type.


K/B




ICT TEST FIXTURE(VOLTAGE TRANSLATOR)




SCREW HOLE




BATT Enable short pad




28111208 Change Hole8 to BATT short pad.



USB3.0 CONN




USB charger





Name	USB data	State	Max Current	Apple Device
SDP	YES	S0-S3	500mA	500mA
CDP	YES	S0-S3	1500mA	500mA
DCP_Auto	NO	S4-S5	1800mA	1800mA

Reserve for Debug




EC(KBC)




+VGPU_CORE -> D13 EVB0AS105 -> 3V_GFX
+1.5V_GFX -> D12 EVB0AS105 -> 3V_GFX
For power-down sequence purpose

GF108:N12P
GF117:N13M
GK107:N13P




All rails must be powered off within 10 ms from the first rail powering off.


NB9M: VGACORE +0.90V (Normal) +1.09V
NVVDD Maximum Settling Time




PEX_RST timing








GPU all PWROK






IFPAB ONLY: NO STUFF RSET is default
Required when external reference is used





20120201 Change CAP From 27P to 10P.





N13P-LP DID => 0X0FD3
















20120117 PR146 change to 365ohm, un-stuff PR36, stuff PR43, stuff PR145, PU7 change to TPS51463.
20120220 PR145 un-stuff, PR145 change to 100, PR43 un-stuff, PR36 short pad.


VID0	VID1	+VCCSA
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V

default 0.9V

PR145 33kohm
PR146 change to 365ohm
PR36 nc
PR43 10kohm
PU7 Change to 51463







Model	REV	CHANGE LIST	MODEL	
			FROM	TO
Z09	1A	10.28	FIRST RELEASED	
		1. 20110301 Modify USB SymbolicLink Mode*76.		
		2. 20110301 Page 10 Add LED/Indicator con.(only Power and Battery)		
		3. 20110301 Page 20/21 remove uSDATA/MEM ROM re-driver IC.		
		4. 20110301 Page41 Change USB20 USB power switch power-well from +VDDP5 to +V2.5S.		
		5. 20110301 Page 24 on-stuff USB20/- resistor because it is reserve only debug use.		
		6. 20110301 Page 11 Add Q4210 mos for SW circuit.		
		7. 20110301 Page 07 Remove L1050 Sata/Cloud.		
		8. 20110301 Page 03 Add Resistor R02/R03.		
		9. 20110301 Page 10 stuff R004 for BT power.		
		10. 20110301 Page 20-40 Power update circuit.		
		11. 20110301 Page17 Change R004 from 50k to 2.2k for Prevent ESD issue.		
		12. 20110301 del R008		
		13. 20110301 page17 R01 and R02 remove.		
		14. 20110301 page17 R017 stuff for PMS reverse.		
		15. 20110301 page16 R01 GND connect test point.		
		16. 20110301 update connector list without LVDS/HDMI/Audio/SMB/RS485/RS485/RS485.		
		17. 20110301 Page 02 Remove P01.		
		18. 20110301 page 25 add pull up 10K R002 to P12 CPU.		
		19. 20110301 page 8 remove uSDATA/MEM SELECTY change to CPU_PCH_RM PD.		
		20. 20110301 page 3 R0330 PU from +1.5VDD5 to +1.5V CPU because leakage issue.		
		21. 20110301 page 40,41 add memory done.		
		22. 20110301 page 20-31 change GPU isolation from 13P-0V to 13P-P1.		
		23. 20110301 page 02 change R009 from 10K to 1K PU PR020.		
		24. 20110301 page 12 on-stuff PR020S base on CPU 20110301 R030 un-stuff.		
		25. 20110301 page 07 R030R un-stuff. because DR00P00S change to +V2 CPU.		
		26. 20110301 page 14 unstuff R030R/R032 and stuff Q4210 for Deep Sleep.		
		27. 20110301 page 14 remove R0344 PU +1.5VDD5.		
		28. 20110301 page 20 mos debug port to C04.		
		29. 20110301 page 07 R003 Change from 10K to 4.7K.		
		30. 20110301 page08 PU 10K to +V2, because no sata LED.		
		31. 20110301 page05 add Feature board con.		
		32. 20110301 page10 add TPA con.		
		33. 20110301 page09 VCC core CPU change to:		
		TOTAL : CPU 1.2V		
		VCC2 : 470u x 1pinpower s16*71		
		VCC3 : 470u x 1pinpower s16*71		
		34. 20110301 page10 remove PC002 and Z00P.		
		35. 20110301 page10 remove J00P.		
		36. 20110301 page14 remove R0P.		
		37. 20110301 page06 add P01 header.		
		38. 20110301 page07 remove R006/R001.		
		39. 20110301 page08 R011 change power plant to +V2_PCH_RM		
		40. 20110301 Remove R0010 to page06.		
		41. 20110301 page07 Remove R017/021 to normal.		
		42. 20110301 update R075 change to R075P000-000 R00 to 30K.		
		R00 un-stuff,stuff R075/027 and R02 change to 0.00K (for gsm shift mode). R0312		
		43. 20110301 page07 add R010 R0312 on R00A.		2A
		44. 20110301 Remove code to 00 board.		2A
		45. 20110301 page10 Remove Feature board con and CRT cratic, add R045.		2A
		46. 20110301 Update C043, C040A, C040B Footprint.		2A
		47. 20110301 Page10 un-stuff R0300.		2A
		48. 20110301 Page10 CRT from 00pin change to 30pin, add TP Function and add TPA and Audio connector		2A
		49. 20110301 Update C043 Footprint.		2A
		50. 20110301 add PC002.		2A
		51. 20110301 page10 Base on 00P request add C048 22P on PCH STYLIC and R026/C040B and Stuff R011.		2A
		52. 20110301 page10 E2 add 0P000S AMP, 00P1 to CPU For AMP, change net name 0P0007 to USB_C043_RN.		2A
		0P0007 to CPU_C043_RN, 0P000S not name change to CPU_T043.		2A
		53. 20110301 page10 change transformer from Siglent to 10/20V2, remove R00 10/12.		2A
		54. 20110301 page10 Change RTC connector and on-stuff Q04, R041, R042, R043.		2A
		55. 20110301 page08 Change back RTC connector and stuff Q04, R041, R042, R043.		2A
		56. 20110301 page10 RT 30K from push button change to short pad and connect to 00 board.		2A
		57. 20110301 page11 Remove R006 short pad, R005/R004/R034/R040/R020/R030/R0402.		2A
		58. 20110301 update C043/C042/C041/07500 Footprint.		2A
		59. 20110301 page10 Remove R0312/R0310 no change action, R0316, del P035 change Q04 For del mos type.		2A
		60. 20110301 page09 R0316 change to single resistor because 0P000-02 0P000 For memory done 10.		2A
		61. 20110301 change C040A/C040B/C040C/C040D/C040E Footprint to dual type mos del Q07/Q08/Q09/Q04/Q05/Q06/Q08.		2A
		62. 20110301 page10 Change R020 to 1K For 00P request.		2A
		63. 20110301 page17 Change R076 to 100Kohm.		2A
		64. 20110301 Remove USB power C043/C042		2A
		65. 20110301 Change Q07/Q08 Footprint to dual type mos del Q04/Q05, mos return back to Q06/Q07.		2A
		66. 20110301 page10 0P000-02, 0P000S change net name to R04_P00-3.		2A
		67. 20110301 page08 Change RTC battery back to socket.		2A
		68. 20110301 page07 change back transformer to single size LAN.		2A
		69. 20110301 page07 Add screw hole*12.		2A
		70. 20110301 page10 change LAN to 10 to 10 x 1A.		2A
		71. 20110301 page10 change LAN to 10 to 10 x 1A.		2A
		72. 20110301 page10 Remove R0006/R0311/R041/R0475_C04300000000		2A
		73. 20110301 page10 L4 change P/R to C04300000000.		2A
		74. 20110301 page10 add mos for 00K ball to 00K for sandy bridge.		2A
		75. 20110301 page10 add Q01 and R002 to 1A/R005 10K.		2A
		76. 20110301 page10 Change C04 Footprint and update C04 Footprint.		2A
		77. 20110301 page10 modify all hole footprint.		2A
		78. 20110301 page10 Deep 0000 pin define for layout.		2A
		79. 20110301 page10 modify C040C041 pin define, cost page10/30 For TP.		2A
		80. 20110301 update Footprint P0000.		2A
		81. 20110301 page10 add a jump 0P0000 at 1.00V.		2A
		82. 20110301 Q07 change to P mos and remove Q04 change power plant to +V2.5S.		2A
		83. 20110301 page10 L07 Change inductor to 1A For PAD request.		2A
		84. 20110301 page10 add net TP 20V1 pin at C043 placed to PCH R02 and add Q000S and R004 for leakage issue..		2A
		85. 20110301 page10 C040 C0401 L0P000 not to PCH 0K.		2A
		86. 20110301 change P0000 pin define.		2A
		87. 20110301 update R0416/4/30 Footprint.		2A
		88. 20110301 page10 P0000/P0001 change Footprint to 0pin.		2A
		89. 20110301 page10 del P0000/P0000.		2A
		90. 20110301 page10 modify Keyboard Pin define for watch matrix.		2A
		91. 20110301 page10 Modify R00 10 from 0P000-02, 0P000S change to 0P0002, 0,10,14.		2A
		92. 20110301 page10 R0012 on board ROM change to 25A046.		2A
		93. 20110301 Update C043/C040A/R040 Footprint.		2A
		94. 20110301 update X0 pin define.		2A
		95. 20110301 Update C040A/C040B/C040C Footprint.		2A
		96. 20110301 page10 Change Q004 to dual mos and del Q0402, 0P0012 AC12K high DC low prevent backdriver and mos.		2A
		97. P12 V20 resistor R0300S		2A
		98. 20110301 page10 Change net TP 20V1 to pin E12 0P0011 and net name to 0P0000L07L, add R044 10K to PCH_000,EN not use.		2A
		99. 20110301 page10 add MOS for 00P request and change C04 pin to CPU_L0P000/P0000, pin12 to CPU_P001, pin13 CPU_P002, pin14 CPU_P003, pin15 CPU_P004, pin16 CPU_P005, pin17 CPU_P006, pin18 CPU_P007, pin19 CPU_P008, pin20 CPU_P009, pin21 CPU_P010, pin22 CPU_P011, pin23 CPU_P012, pin24 CPU_P013, pin25 CPU_P014, pin26 CPU_P015, pin27 CPU_P016, pin28 CPU_P017, pin29 CPU_P018, pin30 CPU_P019, pin31 CPU_P020, pin32 CPU_P021, pin33 CPU_P022, pin34 CPU_P023, pin35 CPU_P024, pin36 CPU_P025, pin37 CPU_P026, pin38 CPU_P027, pin39 CPU_P028, pin40 CPU_P029, pin41 CPU_P030, pin42 CPU_P031, pin43 CPU_P032, pin44 CPU_P033, pin45 CPU_P034, pin46 CPU_P035, pin47 CPU_P036, pin48 CPU_P037, pin49 CPU_P038, pin50 CPU_P039, pin51 CPU_P040, pin52 CPU_P041, pin53 CPU_P042, pin54 CPU_P043, pin55 CPU_P044, pin56 CPU_P045, pin57 CPU_P046, pin58 CPU_P047, pin59 CPU_P048, pin60 CPU_P049, pin61 CPU_P050, pin62 CPU_P051, pin63 CPU_P052, pin64 CPU_P053, pin65 CPU_P054, pin66 CPU_P055, pin67 CPU_P056, pin68 CPU_P057, pin69 CPU_P058, pin70 CPU_P059, pin71 CPU_P060, pin72 CPU_P061, pin73 CPU_P062, pin74 CPU_P063, pin75 CPU_P064, pin76 CPU_P065, pin77 CPU_P066, pin78 CPU_P067, pin79 CPU_P068, pin80 CPU_P069, pin81 CPU_P070, pin82 CPU_P071, pin83 CPU_P072, pin84 CPU_P073, pin85 CPU_P074, pin86 CPU_P075, pin87 CPU_P076, pin88 CPU_P077, pin89 CPU_P078, pin90 CPU_P079, pin91 CPU_P080, pin92 CPU_P081, pin93 CPU_P082, pin94 CPU_P083, pin95 CPU_P084, pin96 CPU_P085, pin97 CPU_P086, pin98 CPU_P087, pin99 CPU_P088, pin100 CPU_P089, pin101 CPU_P090, pin102 CPU_P091, pin103 CPU_P092, pin104 CPU_P093, pin105 CPU_P094, pin106 CPU_P095, pin107 CPU_P096, pin108 CPU_P097, pin109 CPU_P098, pin110 CPU_P099, pin111 CPU_P100, pin112 CPU_P101, pin113 CPU_P102, pin114 CPU_P103, pin115 CPU_P104, pin116 CPU_P105, pin117 CPU_P106, pin118 CPU_P107, pin119 CPU_P108, pin120 CPU_P109, pin121 CPU_P110, pin122 CPU_P111, pin123 CPU_P112, pin124 CPU_P113, pin125 CPU_P114, pin126 CPU_P115, pin127 CPU_P116, pin128 CPU_P117, pin129 CPU_P118, pin130 CPU_P119, pin131 CPU_P120, pin132 CPU_P121, pin133 CPU_P122, pin134 CPU_P123, pin135 CPU_P124, pin136 CPU_P125, pin137 CPU_P126, pin138 CPU_P127, pin139 CPU_P128, pin140 CPU_P129, pin141 CPU_P130, pin142 CPU_P131, pin143 CPU_P132, pin144 CPU_P133, pin145 CPU_P134, pin146 CPU_P135, pin147 CPU_P136, pin148 CPU_P137, pin149 CPU_P138, pin150 CPU_P139, pin151 CPU_P140, pin152 CPU_P141, pin153 CPU_P142, pin154 CPU_P143, pin155 CPU_P144, pin156 CPU_P145, pin157 CPU_P146, pin158 CPU_P147, pin159 CPU_P148, pin160 CPU_P149, pin161 CPU_P150, pin162 CPU_P151, pin163 CPU_P152, pin164 CPU_P153, pin165 CPU_P154, pin166 CPU_P155, pin167 CPU_P156, pin168 CPU_P157, pin169 CPU_P158, pin170 CPU_P159, pin171 CPU_P160, pin172 CPU_P161, pin173 CPU_P162, pin174 CPU_P163, pin175 CPU_P164, pin176 CPU_P165, pin177 CPU_P166, pin178 CPU_P167, pin179 CPU_P168, pin180 CPU_P169, pin181 CPU_P170, pin182 CPU_P171, pin183 CPU_P172, pin184 CPU_P173, pin185 CPU_P174, pin186 CPU_P175, pin187 CPU_P176, pin188 CPU_P177, pin189 CPU_P178, pin190 CPU_P179, pin191 CPU_P180, pin192 CPU_P181, pin193 CPU_P182, pin194 CPU_P183, pin195 CPU_P184, pin196 CPU_P185, pin197 CPU_P186, pin198 CPU_P187, pin199 CPU_P188, pin200 CPU_P189, pin201 CPU_P190, pin202 CPU_P191, pin203 CPU_P192, pin204 CPU_P193, pin205 CPU_P194, pin206 CPU_P195, pin207 CPU_P196, pin208 CPU_P197, pin209 CPU_P198, pin210 CPU_P199, pin211 CPU_P200, pin212 CPU_P201, pin213 CPU_P202, pin214 CPU_P203, pin215 CPU_P204, pin216 CPU_P205, pin217 CPU_P206, pin218 CPU_P207, pin219 CPU_P208, pin220 CPU_P209, pin221 CPU_P210, pin222 CPU_P211, pin223 CPU_P212, pin224 CPU_P213, pin225 CPU_P214, pin226 CPU_P215, pin227 CPU_P216, pin228 CPU_P217, pin229 CPU_P218, pin230 CPU_P219, pin231 CPU_P220, pin232 CPU_P221, pin233 CPU_P222, pin234 CPU_P223, pin235 CPU_P224, pin236 CPU_P225, pin237 CPU_P226, pin238 CPU_P227, pin239 CPU_P228, pin240 CPU_P229, pin241 CPU_P230, pin242 CPU_P231, pin243 CPU_P232, pin244 CPU_P233, pin245 CPU_P234, pin246 CPU_P235, pin247 CPU_P236, pin248 CPU_P237, pin249 CPU_P238, pin250 CPU_P239, pin251 CPU_P240, pin252 CPU_P241, pin253 CPU_P242, pin254 CPU_P243, pin255 CPU_P244, pin256 CPU_P245, pin257 CPU_P246, pin258 CPU_P247, pin259 CPU_P248, pin260 CPU_P249, pin261 CPU_P250, pin262 CPU_P251, pin263 CPU_P252, pin264 CPU_P253, pin265 CPU_P254, pin266 CPU_P255, pin267 CPU_P256, pin268 CPU_P257, pin269 CPU_P258, pin270 CPU_P259, pin271 CPU_P260, pin272 CPU_P261, pin273 CPU_P262, pin274 CPU_P263, pin275 CPU_P264, pin276 CPU_P265, pin277 CPU_P266, pin278 CPU_P267, pin279 CPU_P268, pin280 CPU_P269, pin281 CPU_P270, pin282 CPU_P271, pin283 CPU_P272, pin284 CPU_P273, pin285 CPU_P		

www.s-manuals.com